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To date, wireless sensor networks lack the most powerful human sense – vision. This is lar-
gely due to two main problems: (1) available wireless sensor nodes lack the processing
capability and energy resource required to efﬁciently process and communicate large vol-
ume of image data and (2) the available protocols do not provide the queue control and
error detection capabilities required to reduce packet error rate and retransmissions to a
level suitable for wireless sensor networks. This paper presents an innovative architecture
for object extraction and a robust application-layer protocol for energy efﬁcient image
communication over wireless sensor networks. The protocol incorporates packet queue
control mechanism with built-in CRC to reduce packet error rate and thereby increase data
throughput. Unlike other image transmission protocols, the proposed protocol offers ﬂex-
ibility to adjust the image packet size based on link conditions. The proposed processing
architecture achieves high speed object extraction with minimum hardware requirement
and low power consumption. The system was successfully designed and implemented
on FPGA. Experimental results obtained from a network of sensor nodes utilizing the pro-
posed architecture and the application-layer protocol reveal that this novel approach is
suitable for effectively communicating multimedia data over wireless sensor networks.
 2013 The Author. Published by Elsevier B.V. Open access under CC BY-NC-ND license.1. Introduction
In recent years, Wireless Sensor Networks (WSNs) have
attracted signiﬁcant research interests [1–3]. A WSN can
be deﬁned as a network of a large number of spatially dis-
tributed, small, low cost and low power nodes, which can
sense the environment and wirelessly communicate the
information gathered to other nodes. The collected infor-
mation is forwarded, normally via multiple hops, to a sink
(or controller or monitor) node that uses the information
locally or transmits it to other networks (e.g., Internet)through a gateway. WSNs are normally comprised of scalar
sensors capable of measuring physical phenomenon such
as temperature, pressure, light intensity, and humidity.
With the availability of cheap, small size and low-power
CMOScameras andmicrophones, there is a strong interest in
deploying WSNs for multimedia communication. Such
Wireless Multimedia Sensor Networks (WMSNs), with the
ability to gather multimedia information from the sur-
rounding environment, is providing the impetus for extend-
ing the capabilitiesWSNs formanynewapplications such as
advanced environmental monitoring, advanced health care
delivery, trafﬁc avoidance, ﬁre prevention and monitoring,
and object tracking [4,5]. However, the challenge is how to
handle the large volume of multimedia data using sensor
nodes that are severely constrained in bothprocessing capa-
bility and energy. In addition to developing energy aware
multimedia processing algorithms and architectures, it
equally important to develop efﬁcient communication
strategies [5,6] to maximize the network lifetime while
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tency, packet loss, bandwidth, and throughput.
Several proposals havebeenput forward to achieve image
transmission over WSN [7–9]. Ref. [7] aims at providing a
reliable, synchronous transport protocol (RSTP), with con-
nection termination similar to TCP. Ref. [8] presents an en-
ergy-efﬁcient and reliable transport protocol (ERTP) with
hop-by-hop reliability control, which adjusts the maximum
number of retransmission of a packet. Ref. [9] proposes an-
other reliable asynchronous image transfer (RAIT) protocol.
It applies a double sliding window method, whereby net-
work layer packets are checked and stored in a queue, to pre-
vent packet loss. With protocols providing reliability at the
transport [8] or network layers [9], erroneous packets at
the application layer can still be forwarded to the base sta-
tion, requiring retransmission and associated energy cost
[10]. In addition, the above protocols donot take into account
the practical resource limitations (memory, processing
capacity, energy) of thewireless sensor nodes. Consequently,
in [11], the authors stated that multi-hop transmission of
JPEG2000 images isnot feasibledue to interference andpack-
et loss. This statement is also citedbyother literature [10,12].
In this paper, image transmission over multi-hop WSN is
proved to be feasible, using a reliable application layer proto-
col that reduces packet error rate and retransmissions. The
proposed protocol uses an effective queue control strategy
with built-in CRC, which helps achieve higher data through-
put in error prone environments.
In terms of WMSN hardware, the few off-the-shelf
motes reported to date include the Cyclops motes [13],
WiSN motes [14], Panoptes motes [15] and SensEye motes
[16]. Each of these motes consists of a CMOS camera, a
Commercial Off-The-Shelf (COTS) processor, a wireless
transceiver and a battery. The COTS processor, being a gen-
eral purpose processor, often has redundant hardware
blocks, which are not utilized by the WSN mote. This leads
to higher energy consumption and less than optimum
operation. The COTS processor runs at low frequency in or-
der to keep the power consumption low. The limitations in
processing speed and memory capacity of the traditional
sensor nodes restrict the image processing and transmis-
sion capability of these WSN motes. Therefore, implement-
ing complex image processing tasks on these WSNmotes is
almost impossible.
Instead of using COTS processor, the possibility of using
FPGAs to implement WMSN nodes have been explored in
recent literature [17–19]. In [17], the authors present a
JPEG image compression system for a WMSN node on Al-
tera EP2C35 FPGA using NIOS II soft-core microprocessor.
Because the FPGA also incorporates networking functional-
ities, there is no mechanism to put the system on the FPGA
to sleep mode to reduce energy consumption. In [18,19], a
dedicated FPGA hardware is designed to handle image
processing. These systems require another external (off-
the-shelf) microprocessor to perform communication and
system operations. This is problematic because the
external processor is not optimized to work in a WSN node
and therefore has hardware redundancies. There is also
signiﬁcant communication delay between the two proces-
sors. In this research, a novel architecture is proposed in
which both image processing and networking functionsare handled by processors implemented on one FPGA. This
approach helps to optimize the operation of the WMSN
node, where the image processing block is designed for
high performance (high speed), and can be turned on and
off as required to minimize energy consumption.
The processing architecture presented in this paper pro-
vides high processing speed, and consumes much less en-
ergy for both processing and communication of images
compared to COTS-based WMSN motes. A simple and efﬁ-
cient background subtraction [20] is applied to detect and
extract the object area of interest. Only a portion of the im-
age that contains the updated object is transmitted over
the network. Experimental results demonstrate that the to-
tal energy consumed for processing and transmitting an
image, using the combination of the proposed applica-
tion-layer protocol and energy efﬁcient processing archi-
tecture, is much less than that required for transmitting
an entire image although the latter does not involve any
image processing overhead.
2. System architecture
Fig. 1 presents the overall architecture of the proposed
WMSN processing system. It consists of two major pro-
cessing elements: a customized networking processor
and an image processing block. The network processor per-
forms some standard operations found in a typical proces-
sor as well as customized instructions to support the
operations of the wireless transceiver. Since the network
processor needs to run continuously to keep track of net-
work trafﬁc, it operates at a low clock frequency in order
to keep the power consumption low.
On the other hand, due to the complexity associated
with most image processing operations, the image process-
ing block must run at a high frequency to process images at
a high speed. This will lead to high power dissipation.
However, if the processing time is short and if the image
processing block is put to sleep mode when inactive then
the overall energy consumption for image processing can
be kept low. This is the philosophy behind the proposed
separation of the network processor and the image
D.M. Pham, S.M. Aziz / Computer Networks 57 (2013) 2949–2960 2951processing block. By default, the image processing block is
in the inactive mode (sleep mode with suppressed clock
source), and can be quickly set into the active mode by
the network processor whenever an image processing task
is required. It receives speciﬁc hardware instructions from
the network processor, quickly ﬁnishes the speciﬁed image
processing function and goes back to the inactive (sleep)
state.
To reduce the energy consumption further, the follow-
ing section presents an innovative and resource efﬁcient
hardware architecture for extraction of areas of interest
(updated objects) from the images captured by the camera
nodes. Only the updated objects are transmitted as op-
posed to transmitting the whole image, thereby signiﬁ-
cantly reducing the image data to be communicated. The
key aim of the hardware architecture is to reduce energy
consumption for both processing and transmission of an
image below that required to transmit the entire unpro-
cessed image. The detailed design and optimization of
the hardware blocks for object extraction and image com-
pression are presented in the next two sections. The func-
tions of these blocks are to provide the ability to process,
detect, extract and compress the image captured by the
camera sensor node in an energy efﬁcient manner.IO[15:0]
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In WMSN applications, the camera mote often has a
ﬁxed frame of view. In this case, to detect moving (up-
dated) objects, background subtraction is a commonly
used approach [20]. The basic concept of background sub-
traction is to detect the objects from the difference be-
tween the current frame and the background image. The
background image represents a static scene of the camera
view without any moving objects. An algorithm must be
applied to keep the background image regularly updated
to adapt to the changes in the camera view.
A number of background subtraction methods have
been introduced in the literature. Some of them are: Run-
ning Gaussian Average, Temporal Median Filter, Mixture
of Gaussians, Kernel Density Estimation and Sequential
Kernel Density Approximation [21]. Out of these methods,
the Running Gaussian Average appears to have simple cal-
culation, fastest processing speed and lowest memory
requirements [21]. For these reasons, the Running Gauss-
ian Average method has been further optimized for FPGA
implementation and incorporated into the proposed sys-
tem for WMSN applications. The optimization of the sub-
traction algorithm and that of the memory system is
presented in this section.IO[15:0]
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Fig. 2. External RAM interface.3.1. Memory design and address mapping
Image processing requires large amount of memory to
store image data. Efﬁcient memory design and address
mapping are always vital tasks, because inefﬁcient mem-
ory organization leads to low memory utilization, complex
addressing and high processing time. These factors ad-
versely affect the energy requirement of wireless sensor
nodes. Therefore, compact memory systems with highmemory utilization and simpler address mapping are
desirable for Wireless Multimedia Sensor Networks. In
the proposed system, 1 MByte of asynchronous RAM is
used. The memory array includes two 256Kx16-bits 10 ns
SRAM device [22]. An external RAM interface, which pro-
vides a simple synchronous communication to the process-
ing system, is designed as shown in Fig. 2. To the
processing system, it would appear that there is only one
RAM of size 512Kx16-bits. The memory data and address
mapping is designed to achieve both good performance
and high memory utilization.
The target image is deﬁned as a gray scale image of
640  480 pixels. Each pixel in the image is represented
by an 8-bit value of its intensity. The system design re-
quires two full images to be stored in the external RAM:
the background image and the current image. The detailed
design of the external RAM data mapping and address
mapping is illustrated in Fig. 3.
Each location in the external RAM is 16-bit wide, the 8
MS bits contain pixel data of the background image, and
the 8 LS bits contain pixel data of the current image. Each
pixel in an image is located by its row address and column
address. The address to access the external RAM is 19-bit
long, the 10 LS bits (LSB) form the column address and
the 9 MS bits (MSB) form the row address. This can provide
column and row addresses of up to 1023 and 511 respec-
tively. This means that for an image of 640  480 pixels,
there are some unassigned locations in the external RAM.
These locations can be utilized to store other signals, which
will be described in Section 3.3. All the information re-
quired by the image processing block for any pixel is read
or updated in only one RAM access. This helps to simplify
memory operation and enhance memory performance.
3.2. Background subtraction
The Running Gaussian Average model [23] is based on
ideally ﬁtting a Gaussian probability density function on
the last n values of a pixel. The background pixel value at
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2952 D.M. Pham, S.M. Aziz / Computer Networks 57 (2013) 2949–2960frame n is updated by the running average calculation
shown in the following equation:
Bn ¼ ð1 aÞBn1 þ aFn ð1Þ
where Bn is the updated background average, Fn is the cur-
rent frame intensity, Bn1 is the previous background aver-
age, a is an updating constant whose value ranges between
0 and 1 and represents a trade-off between stability and
quick update. Eq. (1) can be rewritten as:
Bn ¼ Bn1 þ aðFn  Bn1Þ ð2Þ
In FPGA design, to reduce hardware complexity and
power consumption and to increase operating frequency,
multiplication of real numbers is avoided. In this architec-
ture, a value is chosen in the form of 1/2k. Thus multiplica-
tion by 1/2k is required, which can be easily implemented
by a simple bit shifting circuit. With this implementation
approach, Eq. (2) can be rewritten as:
Bn ¼ Bn1 þ 1
2k
ðFn  Bn1Þ ð3Þ
At each new frame, the pixel is classiﬁed as foreground
(i.e. belong to an updated object) if the condition below is
true.
jFn  Bn1j > Thr ð4Þ
where Thr is the updating threshold.
The result of the calculation (Fn  Bn1) in (3) can be re-
used in (4). This, along with a multiplier free implementa-
tion, leads to an optimized design. The results in (4) can be
used to decide whether a background image needs to be
updated or not. An optimized hardware implementation
of (3) and (4), as described above, is shown in Fig. 4. Table 1
provides a description of the signals of the background
subtraction hardware block and their speciﬁc functions.
By default, Bn is calculated for every pixel in each frame.
However, the decision to update the previous average
(Bn1) depends on the value of the update signal, which is
a 1-bit signal. To aid in this decision making process it isessential to save the values of the update signals for all pix-
els in a frame in an array in the external RAM.
3.3. Update memory organization
The update signal in Fig. 4 is saved in the external RAM
to provide information required to calculate the location of
the updated objects to be extracted. As stated in Sec-
tion 3.1, for an image of 640  480 pixels, the highest
row address for storing pixel intensity is 479 or
‘‘111011111’’ in binary. The remaining upper memory
locations, addressed by the 9-bit row address starting from
‘‘111100000’’, are used to store the update signals. Because
each RAM location is 16-bit wide, so each of these locations
store update information for 16 pixels. The scheme used to
address the update signals is shown in Fig. 5, where a RAM
location is accessed using an address composed of ‘1111’ in
the 4 MS bit positions followed by the 13 MS bits from the
‘original pixel address’. The least signiﬁcant four bits of the
‘original pixel address’ identify the column where the cor-
responding update signal is stored. This mapping method
helps maximize the utilization of the external RAM space.
In the proposed system, the whole object extraction solu-
tion for a 640  480 image ﬁts in 1 MByte of external RAM.
3.4. Object extraction
Any updated object in the camera view is extracted by
detecting portions of the current frame that is signiﬁcantly
different from the background image. An efﬁcient object
detection algorithm has been implemented for this pur-
pose. It is illustrated by an example shown in Fig. 6. The
algorithm involves row and column scans to determine if
the number of consecutive differences (1s) is greater than
a pre-determined difference threshold. In the example of
Fig. 6, the difference threshold is set to 3. During row scan,
the ﬁrst pixel location of the ﬁrst 3 consecutive 1s in the
2nd row and the last pixel location of the last 3 consecutive
1s in the 7th row are recorded. Similarly, in column scan,
the ﬁrst pixel location of the ﬁrst 3 consecutive 1s in the
5th column and the last pixel location of the last 3 consec-
utive 1s in the 12th column are recorded. The location of
the updated object is then determined by the locations re-
corded in the row and column scans. In Fig. 6, the object
extraction area is from the 2nd to the 7th row and from
the 5th to the 12th column. Noise can cause some false up-
dates in the background subtraction, but they are usually in
a small group (1 or 2) of consecutive pixels. The row and
column scanning functions implemented in the proposed
object detection algorithm eliminate such noise.
3.5. Implementation results
A hardware model for the proposed object extraction
scheme was developed using the Verilog hardware
description language, and was successfully synthesized
and tested on various Xilinx FPGAs. It consists of the back-
ground subtraction block shown in Fig. 4, and the row/col-
umn scanning and threshold comparison blocks. It does
not require any internal memory. Table 2 summarizes
the synthesis results for the proposed object extraction
Fig. 4. Hardware architecture for background subtraction.
Table 1
Control signals for background subtraction.
Signal
name
Description
Bn1 8-Bit pixel value of the background image. This is extracted from the 8 MS bits (8 MSB) of the external RAM data as shown in Fig. 3
Fn 8-Bit pixel value of the current image frame coming from the camera interface
asel 3-Bit updating constant. The value of a in Eq. (2) is deﬁned by 1/2asel
Thr 8-Bit updating threshold of Eq. (4)
Bn Updated background pixel value. This will be used to update the background pixel if the update signal is 1, otherwise the old background
pixel value will be retained
Update This signal is used to determine whether the background pixel needs to be updated. It is also used to allocate the position of updated
objects in the current image frame
“1111”
4-bit
Row[8:0]
9-bit
Column[9:4]
6-bit
0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 0
0 0 0 0 0 1 1 0 1 1 1 1 0 0 0 0
0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0
Update signal 
selection
External RAM
Column[3:0]
RAM location access
Original pixel address
Fig. 5. Address mapping for Update information stored in external RAM.
0 0 0 0 1 1 0 0 0 1 1 1 0 0 0 0
1 0 0 0 1 1 1 1 1 0 0 0 0 1 1 0
0 0 0 0 0 1 1 0 1 1 1 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 0
0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0
0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0
Extracted object
Fig. 6. Example of object extraction for a 16  8 image.
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erature that have synthesized similar object extraction
functions [18,24]. Both [18,24] have synthesized their
architectures for Altera FPGAs. Hence, for a fair compari-
son, we report synthesis results of the proposed architec-
ture on the same Altera FPGAs. Clearly, the proposed
architecture requires signiﬁcantly less FPGA resources (Lo-
gic Elements) compared with the other designs [18,24].
The maximum frequency of operation (Fmax) is
125.36 MHz on Altera Cyclone III, the highest reported sofar, due to its multiplier free and optimized hardware
architecture.
3.6. Discrete wavelet transform
After an updated object has been extracted from the
raw image captured by the camera, it can be compressed
Table 2
Synthesis results for the background subtraction architecture.
FPGA Work Image size FPGA resource Internal memory External memory Fmax
Altera Cyclone III EP3C25F324C6 [18] 640  480 2819 LE (11%) 122,880 bits Used but size was not reported 25
Proposed 640  480 174 LE (<1%) 0 1 MByte 125.4
Altera APEX20KE EP20K200EQC24 [24] 240  120 15142 LE (179%)a 106,496 bits 192 KByte 40
Proposed 640  480 181 LE (<3%) 0 1 MByte 45.5
a This design requires two APEX20KE FPGAs.
Table 3
Synthesis results for the DWT processor.
Work FPGA Level CLB Proposed
CLB
Fmax Proposed
Fmax
[27] XC2v500 1 602 185 54.9 110.9
[29] XC2S50 1 391 185 24.3 90.4
[30] XCV300e 3 2992 1766 20.0 93.6
[31] XCV1000 1 5283 185 52.8 98.4
2954 D.M. Pham, S.M. Aziz / Computer Networks 57 (2013) 2949–2960further by the image compression block (see Fig. 1).
According to the JPEG2000 image compression scheme
[25], a full image compression block typically includes a
2-D DWT processor and an encoder. The DWT processor al-
lows separation of the low and high frequency components
of the image into four sub-bands as shown in Fig. 7, where
the ﬁrst quadrant (LL1) represents the low frequency com-
ponents (smooth coefﬁcients). Transmitting only the LL1
sub-band reduces the time, bandwidth and energy re-
quired for transmission compared to the whole image
(LL0). Further reduction can be achieved using multiple
levels of DWT processing on the low frequency sub-band
(LL1) as per the JPEG2000 standard [26]. Transmitting only
the LL sub-band, where the majority of the important fea-
tures of the image are retained, is adequate for promising
WSN applications such as surveillance, object tracking
and environmental monitoring. Using only the LL sub-band
is an established technique and the full image can be
reconstructed from it without much loss [25].
To demonstrate the energy saving concepts in a simple
manner, the image compression block used in this work
only incorporates a 2-D DWT processor, and not an enco-
der or other blocks typically associated with image com-
pression. A JPEG2000 integer lossless 5–3 ﬁlter has been
implemented for DWT transformation. The lifting scheme
[26], a JPEG2000 compliant technique, is used to compute
DWT, because it leads to less computational complexity
and less memory requirements [27]. A highly parallel and
pipelined DWT architecture has been developed and tested
on various Xilinx FPGAs [28]. The details of this architec-
ture can be found in [28].
Synthesis results for up to three levels of 2-D DWT pro-
cessor implementation are given in Table 3. When synthe-
sized on a Xilinx Spartan 3E FPGA, the required CLB slice
count is 185 for 1-level transformation. This is the lowest
CLB slice count reported to date. The maximum frequency
of operation (Fmax) is same for all levels of transformation
due to the parallel architecture of the multi-level DWT pro-
cessor [28]. As can be seen from Table 3, the Fmax achieved
by the DWT architecture is much higher compared with all
other FPGA implementations reported to date [27,29–31].
At least 50% reduction in CLB slice count is achieved byLL0 LX1           HX1
LL1            HL1
LH1           HH1
Row 
Transform
Column
Transform
Fig. 7. Single level 2-D DWT transformation.the design for 1-level transformation compared to the
other implementations [27,29–31].4. A robust image transmission protocol
The problem with transmission of images over WSN is
that the image packets are sometimes lost or arrive in
wrong order due to channel errors, congestion and limita-
tion of memory in the intermediate (router) nodes. While
end-to-end packet loss ratio can be reduced by applying
reliability mechanisms such as automatic repeat request
(ARQ) [32] at the network layer [9] or transport layer [7],
multi-hop transmission of compressed images over
WSN requires even higher level of reliability because
compressed images cannot tolerate packet loss [33]. In
multi-hop WSN transmissions, errors in compressed image
packets at the application layer are multiplied due to chan-
nel errors, congestion and limitation of memory in the
intermediate (router) nodes. Resolving this issue requires
a suitable transmission protocol to prepare the network
for burst transmission, to packetize the image to be trans-
mitted, to assign frame number and to embed appropriate
frame control parameters. One of the most effective ways
to address this is to ensure that image packets that contain
errors are not forwarded. This requires a mechanism to
check for errors in the image packets at the intermediate
nodes along the transmission route.
As was stated in Section 1, the available literature [10–
12] has reported that multi-hop transmission of JPEG2000
images is not feasible due to interference and packet loss.
From our practical experiment with a multi-hopping wire-
less network of the proposed FPGA-based nodes, we can
conﬁrm that a JPEG2000 image could not be reconstructed
at the base station when the standard 802.15.4 protocol
was used. In the remainder of this section, a robust yet
simple and energy efﬁcient image transmission protocol
for WMSN is proposed, taking into account all the practical
aspects mentioned above. The transmission protocol be-
tween the base station and the camera node is illustrated
in Fig. 8. The basic idea behind this protocol is dividing
Base station Router
CAMERA 
SETUP ACK
Rou ter Router
IMAGE QUERY
IMAGE SIZE
START OF 
TRANSMISSION
PRESET 
PACKET SIZE ACK
IMG PACKET 0
ACK 0
OK
IMG PACKET 1
NACK 1
ERROR
IMG PACKET 1
ACK 1
OK
IMG PACKET N
END OF 
TRANSMISSION
.....
Camera 
Node
Fig. 8. Energy efﬁcient image transmission protocol for WMSN.
Table 4
Application layer control messages.
Type of message Message structure
IMAGE PACKET 0xAAAA Packet
ID
Image
data
CRC-8
2 bytes N bytes 1 byte
CAMERA SETUP 0xAA00 Camera parameters – 4 bytes
IMAGE QUERY 0xAA01
IMAGE SIZE 0xAA02 Image size – 2 bytes
ACK 0xAA03 Packet ID – 2 bytes
NACK 0xAA04 Packet ID – 2 bytes
START OF
TRANSMISSION
0xAA05 Packet size – 1 byte
END OF
TRANSMISSION
0xAA06
D.M. Pham, S.M. Aziz / Computer Networks 57 (2013) 2949–2960 2955the image into a number of packets, and embedding the
following: packet ID, packet control and error detection.
The structure of the protocol messages implemented at
the application layer is shown in Table 4.
Even with the above application layer protocol incorpo-
rated within 802.15.4, practical experiments show that
when transmitting image packets through multi-hop, the
high packet error rate necessitates frequent retransmis-
sion, which is inefﬁcient in terms of energy and bandwidth.
The high packet error rate arises due to the following
reasons.
 Unpredictable data throughput of the wireless channels
due to variations in noise levels.
 Limitation of the size of packet queue in routers,
because the sensor nodes have limited memory.
 Inability to adjust image packet size based on link con-
ditions to minimize packet error rate.
In contrast with other image transmission protocols [7–
9], where multiple nodes can start data transmission at the
same time, the proposed protocol allows only one node to
transmit packets to the base station. In Fig. 8, when the
base station starts an image transmission, ﬁrst it broad-
casts a small START_OF_TRANSMISSION message to all
nodes in the network. This message will also predeﬁne
the size of the image packet and forbid any nodes which
are not part of the active image transmission link to send
anything until they receive the END_OF_TRANSMISSION
message. This mechanism ensures that only one imagepacket is sent at a time to avoid collision and congestion,
and therefore to reduce packet loss and the associated en-
ergy cost of retransmission. Image packet size can be ad-
justed (16–256 bytes) based on link conditions, i.e. noise
levels, network topology, location of transmitting nodes.
Examination of the IMAGE_PACKET in Table 4 reveals that
the packet overhead (for protocol messages) is 5 bytes irre-
spective of the image data packet size.
The proposed protocol implements a packet queue con-
trol mechanism to reduce the packet error rate (PER) and
increase data throughput. With queue control, every data
packet is checked for correctness using Cyclic Redundancy
Checks (CRC) before deciding whether to forward the pack-
et or not. This reduces the PER at the base station. Without
any queue control, the image data ﬂow is transparent to
the intermediate nodes. Therefore, the intermediate nodes
have no means to identify erroneous packets and to stop
such packets from being forwarded to the base station.
This increases the PER, decreases throughput and increases
the energy cost associated with retransmission. Table 5
shows that the proposed queue control strategy with
built-in CRC signiﬁcantly reduces packet error rate and in-
creases data throughput for multi-hop communications.
Clearly, in our tests, small sized packets show better per-
formance (throughput) than large sized packets. However,
this may not be the case in other environments, for exam-
ple where the SNR is lower. Using small sized packets will
lead to relatively larger packet overhead, but signiﬁcantly
reduce the energy cost of retransmission compared to that
incurred for retransmission of very large packets. The
throughput in Table 5 is calculated based on the actual im-
age data received at the base station over time during prac-
tical tests. The tests have shown that the proposed protocol
with queue control can provide reliable and energy-
efﬁcient image transmission in error-prone wireless
environment, even though the protocol is much simpler
in comparison with other image transmission protocols
proposed for WSN, such as RSTP [7], ERTP [8] and RAIT [9].
Among the three protocols mentioned above, only RAIT
[9] implemented a cross layer optimization and packet
queue control similar to the protocol proposed in this pa-
per, although it [9] does not incorporate any error detec-
tion capability at the intermediate nodes. Consequently, a
comparison of the overall performance of the proposed
protocol against RAIT [9] is presented next. For this, simple
Table 5
Test results on packet error rate (PER) and throughput.
Hops Packet
size
Without queue control With queue control
PER
(%)
Throughput
(kbps)
PER
(%)
Throughput
(kbps)
2 16 29.7 47 8.6 98
64 44.7 27 11.7 67
128 57.6 15 18.1 45
256 74.5 9 34.4 22
3 16 32.1 44 22.1 44
64 68.3 25 26.7 28
128 68.3 6 38.3 15
256 82.1 5 54.4 7
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oped. The topology of the network modeled in shown in
Fig. 9. According to the transmission strategy adopted in
the proposed protocol, only one node is allowed to trans-
mit once a link is established. Therefore, for a fair compar-
ison, the simulation is set up to allow only one camera
node to transmit image over a link for either protocols.
For RAIT, we use the same queue size of 33 packets as re-
ported in [9].
For transmitting a gray scale 128  128 image, simula-
tion results on the queue size at intermediate node #2
and total transmission time are shown in Fig. 10.
Clearly, the proposed protocol starts and ﬁnishes the trans-
mission sooner because, as described earlier, it involves
simpler synchronization by broadcasting a small START_
OF_TRANSMISSION message to all nodes in the network.
In case of the RAIT protocol [9], the queue of router 2 is al-
ways full (33 packets) whereas the queue for the proposed
protocol is only 2 packets. Therefore, queue monitoring in
RAIT [9] involves far more complexity and associated en-
ergy costs compared to the proposed protocol. As opposed
to the simulation scenario presented above, where only
one node was allowed to transmit over a single link, RAIT
allows multiple nodes to transmit at the same time. With
increasing number of nodes transmitting at the same time,
competition and congestion will increase, and as a conse-
quence, more and more packets will be lost. This will lead
to further increase in retransmission and energy consump-
tion. In the protocol proposed in this paper, this situation
will not arise, because only one node is allowed to transmit
at a time over a single link, thereby signiﬁcantly reducing
packet loss and the associated energy cost.5. Network set up, testing and results
The WMSN processing architecture presented in this
paper, including both the networking processor and theBase station Router 1 Router 2
54 kbps 16 kbps
Fig. 9. Simulation set up for coimage processing block, was implemented on a FPGA plat-
form containing a Xilinx Spartan-3 FPGA. Two such proto-
types are shown in Fig. 11(a) and (b). These two prototypes
are connected to Digi Xbee [34] and Microchip MRF24J40
[35] transceivers respectively. The two FPGA prototypes
have been used in conjunction with the COTS based WSN
nodes (uses Atmel ATmega328p microprocessor) shown
in Fig. 11(c) to set up a network for conducting various
tests. Each camera node includes a CMOS camera and a
battery. The CMOS camera is a small size, low cost and
low power OmniVision OV7640/8 VGA CMOS color sensor
[36].
Fig. 12 shows the experimental set up of a WMSN with
10 nodes including camera nodes utilizing the proposed
image processing prototype (CAM, CAM2, etc.). All multi-
media data captured by these nodes could be successfully
transferred and monitored on a base station connected to
a PC. The background image and the extracted objects were
received and reconstructed by software running on the PC.
The graphical user interface (GUI) is shown in Fig. 13 along
with the background image and the extracted objects.5.1. Power analysis
As a result of the low CLB slice count (see Tables 2 and
3), the image processing block consumes very small
amount of power. When synthesized on a Xilinx Spartan3
XC3s1000 FPGA, Table 6 shows the power consumption
of the image processing block in the active state for both
extraction and DWT, as reported by Xilinx Power Analyzer.
These results are reported for an operating frequency of
50 MHz, at a supply voltage of 3.3 V and ambient temper-
ature of 25 C. In the inactive state, the power consumption
of this block is only 0.3 mW. The results reveal that the
proposed architecture is suitable for use in low power
applications due to low hardware requirement and very
low power consumption.
The image processing block is activated by the network
processor only when required. The amount of time the im-
age processing block needs to complete its operation de-
pends on the size of the new (extracted) object in the
image. For these reasons, it is difﬁcult to measure the
real-time power consumption on the actual hardware. In-
stead, we have used PicoScope to record the total power
consumption over a period of time. Fig. 14 shows the total
power consumed by the FPGA board as a function of time.
When idle, the standby power consumed by the entire
FPGA board is 54 mW. The total power consumption rises
to 82 mW during transmission of an image frame. The
difference of 28 mW is the power required for transmis-
sion of an image frame. Fig. 15 is another real-time plot
capturing power consumed during object extraction andCamera NodeRouter 3
36 kbps
64 kbps
mparison with RAIT [9].
Fig. 10. Number of packets stored in the queue of router node #2.
Fig. 11. WMSN prototype nodes (a) Spartan-3 FPGA and Xbee transceiver, (b) Spartan-3E FPGA and MRF24J40 transceiver and (c) ATmega328p
microprocessor and XBee transceiver.
Fig. 12. Topology of a WMSN under test.
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els when the image processing block is operating at
50 MHz. These operations consume approximately
10 mW. Clearly, the power consumption for image pro-
cessing (10 mW) is much less than the power consump-
tion for data communication (28 mW).5.2. Energy simulation
An estimation of energy consumption was done by col-
lecting the energy proﬁles of the components used in the
proposed WMSN system and putting them into a compre-
hensive simulation. A Matlab simulation model was devel-
oped for this purpose. This model is not meant for full
network trafﬁc simulation as such, it rather provides amechanism to easily estimate the energy consumption
associated with the processing and transmission of images
of various size. The simulation model incorporates energy
consumption estimates for all major constituent blocks,
i.e. network processor, image processing blocks and wire-
less transceiver. The simulation model utilized the packet
error rate (PER) and throughput data obtained from the
practical measurements conducted on the network of
Fig. 12 using the proposed protocol with queue control
(see Table 5). As per Fig. 12, the number of hops for image
communication was 2 and the image packet size was set to
16. Based on the practical results on power measurements
(see Figs. 14 and 15), energy consumption for processing
and communication of 1-bit of image information was cal-
culated. This information, combined with the PER, was
used to calculate the energy consumption for various im-
age size.
Fig. 16 shows the simulation results on energy con-
sumed by a single node for processing and transmission
of images. These results show that the energy used to pro-
cess an image (object extraction and DWT) is really low
compared with the energy used for transmitting an image.
The results also show that much less energy is used for
communicating smaller images. Therefore, the proposed
object extraction and DWT techniques can help signiﬁ-
cantly reduce the energy required for image communica-
Fig. 13. Background and updated object images shown on the base station GUI.
Table 6
Power consumption of the image processing block.
Clocks 10.11 mW
Logic 4.02 mW
Signals 4.57 mW
BRAMs 3.26 mW
Total 21.96 mW
Fig. 14. Real-time plot showing the power consumed during image
transmission.
Fig. 15. Real-time plot showing the power consumed during image
processing.
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tion of the image. For example, in Fig. 16, the total power
required for processing and sending an updated object of
size 160  100 is 20 times less than that required for
sending the whole image of size 640  480. Because the
energy used by the proposed system for processing the
image (object extraction and DWT) is very small, the com-
bined energy consumption for image processing andcommunication of the extracted object is signiﬁcantly less
than that required to transmit the raw image, although the
latter does not involve any energy consumption for image
processing.5.3. Comparison with COTS-based WSN nodes
To compare the operational characteristics and energy
consumption of the proposed WMSN processing system
with COTS-based WSN, software was developed to execute
the same object extraction and DWT functions on the AT-
mega328p microcontroller based WSN node (shown in
Fig. 11c). In the active mode, the power consumption of
the ATmega328p node at 16 MHz, 3.3 V, 25 C is about
11mW, while that of the proposed architecture on the
Fig. 16. Simulation of energy consumption of the system.
Table 7
Comparison with COTS-based WSN node performing the same operations.
System ATmega328p
@16 Mhz
Xilinx
XC3s1000
@50 Mhz
Number of clock cycles 33,177,600 2,457,600
Time (ms) 2073.6 49.15
Total energy consumption 22.8 mJ 1.08 mJ
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ATmega328p system requires more than 2 s to complete
the image processing task, while the proposed processing
system completes the same task in only 49.15 ms, i.e. more
than 40 times faster. Consequently, the total energy con-
sumption of the ATmega328p node is 22.8 mJ, which is
20 times higher than that of the proposed system. The
energy results are summarized in Table 7. These results
demonstrate that the proposed WMSN processing system
is highly energy efﬁcient and much faster than COTS pro-
cessor based systems. In addition to [37], the results pre-
sented in this paper have demonstrated that the
proposed system is practically suitable for fast and energy
efﬁcient processing and communication of images over
wireless sensor networks.
While the proposed WMSN processing architecture
consumes very little energy for object extraction and
DWT operations, it works effectively in detecting any up-
dated objects in the camera view. Also, the proposed archi-
tecture requires much less energy for data communication
because the size of the transmitted image is reduced signif-
icantly. In addition, the proposed transmission protocol
contributes to reducing the energy required for image
communication by reducing the cost of retransmission of
image packets.6. Conclusions
The challenge to efﬁciently process and transmit large
volume of image data over wireless sensor networks has
been addressed in this paper by developing a highly opti-
mized architecture for object extraction and transmittingthe updated object using a robust image transmission pro-
tocol. The proposed protocol implements an effective
queue control strategy with built-in error detection capa-
bility at the application layer. This has led to reduction in
packet error rate and increase in data throughput. The image
processing block (object extraction and DWT) runs at a
high frequency to provide fast processing, and is activated
by a separate network processor only when required to
process images. The network processor, which is responsi-
ble for executing basic node operations and network
instructions, runs at all times and is therefore designed
to operate at low frequency. Practical test and simulation
results have conﬁrmed the very low energy requirement
of the proposed scheme for image processing and commu-
nication. In addition, the proposed FPGA-based architec-
ture consumes 20 times less energy than a COTS-based
mote performing the same object extraction and DWT
operations. Unlike some recent literature asserting that
multi-hop transmission of JPEG2000 images over wireless
sensor networks is not feasible, the work presented in this
paper has demonstrated that it is indeed feasible. This has
been made possible by the combination of the energy efﬁ-
cient protocol and the efﬁcient hardware architecture. In
the authors’ opinion, solely developing efﬁcient protocols
without considering the practical implementation issues
and resource limitations of the sensor nodes will make im-
age communication almost impossible to achieve.References
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